Description

Book Synopsis
This handbook provides ready access to all of the major concepts, techniques, problems, and solutions in the emerging field of pseudorandom pattern testing. Until now, the literature in this area has been widely scattered, and published work, written by professionals in several disciplines, has treated notation and mathematics in ways that vary from source to source. This book opens with a clear description of the shortcomings of conventional testing as applied to complex digital circuits, revewing by comparison the principles of design for testability of more advanced digital technology. Offers in-depth discussions of test sequence generation and response data compression, including pseudorandom sequence generators; the mathematics of shift-register sequences and their potential for built-in testing. Also details random and memory testing and the problems of assessing the efficiency of such tests, and the limitations and practical concerns of built-in testing.

Table of Contents
Digital Testing and the Need for Testable Design.

Principles of Testable Design.

Pseudorandom Sequence Generators.

Test Response Compression Techniques.

Shift-Register Polynomial Division.

Special-Purpose Shift-Register Circuits.

Random Pattern Built-In Test.

Built-In Test Structures.

Limitations and Other Concerns of Random Pattern Testing.

Test System Requirements for Built-In Test.

Appendix.

References.

Index.

Built in Test for VLSI

Product form

£196.16

Includes FREE delivery

RRP £217.95 – you save £21.79 (9%)

Order before 4pm today for delivery by Tue 23 Dec 2025.

A Hardback by Paul H. Bardell, W. H. McAnney, J. Savir

15 in stock


    View other formats and editions of Built in Test for VLSI by Paul H. Bardell

    Publisher: John Wiley & Sons Inc
    Publication Date: 02/12/1987
    ISBN13: 9780471624639, 978-0471624639
    ISBN10: 0471624632

    Description

    Book Synopsis
    This handbook provides ready access to all of the major concepts, techniques, problems, and solutions in the emerging field of pseudorandom pattern testing. Until now, the literature in this area has been widely scattered, and published work, written by professionals in several disciplines, has treated notation and mathematics in ways that vary from source to source. This book opens with a clear description of the shortcomings of conventional testing as applied to complex digital circuits, revewing by comparison the principles of design for testability of more advanced digital technology. Offers in-depth discussions of test sequence generation and response data compression, including pseudorandom sequence generators; the mathematics of shift-register sequences and their potential for built-in testing. Also details random and memory testing and the problems of assessing the efficiency of such tests, and the limitations and practical concerns of built-in testing.

    Table of Contents
    Digital Testing and the Need for Testable Design.

    Principles of Testable Design.

    Pseudorandom Sequence Generators.

    Test Response Compression Techniques.

    Shift-Register Polynomial Division.

    Special-Purpose Shift-Register Circuits.

    Random Pattern Built-In Test.

    Built-In Test Structures.

    Limitations and Other Concerns of Random Pattern Testing.

    Test System Requirements for Built-In Test.

    Appendix.

    References.

    Index.

    Recently viewed products

    © 2025 Book Curl

      • American Express
      • Apple Pay
      • Diners Club
      • Discover
      • Google Pay
      • Maestro
      • Mastercard
      • PayPal
      • Shop Pay
      • Union Pay
      • Visa

      Login

      Forgot your password?

      Don't have an account yet?
      Create account