Description

Book Synopsis
This book presents the different challenges of secure processor architecture design for architects working in industry who want to add security features to their designs as well as graduate students interested in research on architecture and hardware security.

It educates readers about how the different challenges have been solved in the past and what are the best practices, i.e., the principles, for design of new secure processor architectures. Based on the careful review of past work by many computer architects and security researchers, readers also will come to know the five basic principles needed for secure processor architecture design. The book also presents existing research challenges and potential new research directions. Finally, it presents numerous design suggestions, as well as discussing pitfalls and fallacies that designers should avoid.

With growing interest in computer security and the protection of the code and data which execute on commodity computers, the amount of hardware security features in today's processors has increased significantly over the recent years. No longer of just academic interest, security features inside processors have been embraced by industry as well, with a number of commercial secure processor architectures available today. This book gives readers insights into the principles behind the design of academic and commercial secure processor architectures. Secure processor architecture research is concerned with exploring and designing hardware features inside computer processors, features which can help protect confidentiality and integrity of the code and data executing on the processor. Unlike traditional processor architecture research that focuses on performance, efficiency, and energy as the first-order design objectives, secure processor architecture design has security as the first-order design objective (while still keeping the others as important design aspects that need to be considered).

Table of Contents
  • Preface
  • Acknowledgments
  • Introduction
  • Basic Computer Security Concepts
  • Secure Processor Architectures
  • Trusted Execution Environments
  • Hardware Root of Trust
  • Memory Protections
  • Multiprocessor and Many-Core Protections
  • Side-Channel Threats and Protections
  • Security Verification of Processor Architectures
  • Principles of Secure Processor Architecture Design
  • Bibliography
  • Online Resources
  • Author's Biography

    Principles of Secure Processor Architecture

      Product form

      £88.20

      Includes FREE delivery

      RRP £98.00 – you save £9.80 (10%)

      Order before 4pm tomorrow for delivery by Wed 10 Jun 2026.

      A Hardback by Jakub Szefer, Margaret Martonosi

      1 in stock


        View other formats and editions of Principles of Secure Processor Architecture by Jakub Szefer

        Publisher: Morgan & Claypool Publishers
        Publication Date: 30/10/2018
        ISBN13: 9781681734040, 978-1681734040
        ISBN10: 1681734044

        Description

        Book Synopsis
        This book presents the different challenges of secure processor architecture design for architects working in industry who want to add security features to their designs as well as graduate students interested in research on architecture and hardware security.

        It educates readers about how the different challenges have been solved in the past and what are the best practices, i.e., the principles, for design of new secure processor architectures. Based on the careful review of past work by many computer architects and security researchers, readers also will come to know the five basic principles needed for secure processor architecture design. The book also presents existing research challenges and potential new research directions. Finally, it presents numerous design suggestions, as well as discussing pitfalls and fallacies that designers should avoid.

        With growing interest in computer security and the protection of the code and data which execute on commodity computers, the amount of hardware security features in today's processors has increased significantly over the recent years. No longer of just academic interest, security features inside processors have been embraced by industry as well, with a number of commercial secure processor architectures available today. This book gives readers insights into the principles behind the design of academic and commercial secure processor architectures. Secure processor architecture research is concerned with exploring and designing hardware features inside computer processors, features which can help protect confidentiality and integrity of the code and data executing on the processor. Unlike traditional processor architecture research that focuses on performance, efficiency, and energy as the first-order design objectives, secure processor architecture design has security as the first-order design objective (while still keeping the others as important design aspects that need to be considered).

        Table of Contents
        • Preface
        • Acknowledgments
        • Introduction
        • Basic Computer Security Concepts
        • Secure Processor Architectures
        • Trusted Execution Environments
        • Hardware Root of Trust
        • Memory Protections
        • Multiprocessor and Many-Core Protections
        • Side-Channel Threats and Protections
        • Security Verification of Processor Architectures
        • Principles of Secure Processor Architecture Design
        • Bibliography
        • Online Resources
        • Author's Biography

          Recently viewed products

          © 2026 Book Curl

            • American Express
            • Apple Pay
            • Diners Club
            • Discover
            • Google Pay
            • Maestro
            • Mastercard
            • PayPal
            • Shop Pay
            • Union Pay
            • Visa

            Login

            Forgot your password?

            Don't have an account yet?
            Create account