Description
Book SynopsisThis book provides a hands-on, application-oriented guide to the entire IEEE standard 1800 SystemVerilog language. Readers will benefit from the step-by-step approach to learning the language and methodology nuances, which will enable them to design and verify complex ASIC/SoC and CPU chips. The author covers the entire spectrum of the language, including random constraints, SystemVerilog Assertions, Functional Coverage, Class, checkers, interfaces, and Data Types, among other features of the language. Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the complex task of multi-million gate ASIC designs.
- Provides comprehensive coverage of the entire IEEE standard SystemVerilog language;
- Covers important topics such as constrained random verification, SystemVerilog Class, Assertions, Functional coverage, data types, checkers, interfaces, processes and procedures, among other language features;
- Uses easy to understand examples and simulation logs; examples are simulatable and will be provided online;
- Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs.
This is quite a comprehensive work. It must have taken a long time to write it. I really like that the author has taken apart each of the SystemVerilog constructs and talks about them in great detail, including example code and simulation logs. For example, there is a chapter dedicated to arrays, and another dedicated to queues - that is great to have!
The Language Reference Manual (LRM) is quite dense and difficult to use as a text for learning the language. This book explains semantics at a level of detail that is not possible in an LRM. This is the strength of the book. This will be an excellent book for novice users and as a handy reference for experienced programmers.
Mark Glasser
Cerebras Systems
Table of ContentsIntroduction.- Data Types.- Arrays.- Queues.- Structures.- Packages.- Class.- SystemVerilog 'module'.- SystemVerilog 'program'.- Interfaces.- Operators.- Constrained Random Test Generation and Verification.- SystemVerilog Assertions.- Functional Coverage.- SystemVerilog Processes.- Procedural programming statements.- Processes.- Tasks and Functions.- Clocking Blocks.- Checkers.- Inter-process communication and synchronization.- Utility System tasks and functions.
